To allow chip designers to analyze and avoid temperature-induced electrical issues at the chip level while taking into account the effects of the package and the ambient conditions, Santa Clara, Calif ...