Who would have thought that a circuit comprising only two 2-input NAND gates could be so complicated (or, should we say, “interesting”)? Up to this point (click here to see my earlier columns), the ...
Both inputs of N1 are connected to each other, so when input P is HIGH, output is zero. This logic zero is passed on to N2, at initial state of zero on the input 6, output 4 is logic one. This means ...
Before we plunge headfirst into the fray with gusto and abandon (and aplomb, of course), let’s remind and reassure ourselves that—although the following discussions focus on the devices and ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results