All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
CSS
Examples
JavaScript
Examples
Java
Examples
HTML
Examples
GitHub Co-Pilot JavaScript
Example
Comparator
Verilog
Assembly Language
Examples
Implement SPI in
Verilog
GIMP
Examples
FPGA Design
Crystal Reports
Examples
MicroBlaze Verilog
Code
Clock Divider
Verilog
Convert Verilog
in Schematic Verilog
CSV File
Examples
Chip Design
Java Code
Examples
Boolean Formulas
Memory Module
MATLAB Code
Examples
Verilog
Programming
Verilog
Tutorial
Verilog
Basics
Verilog
Training
Using Verilog
Parameters
Verilog
PDF
AC701 Verilog Example
Projects
VHDL Coding
Icareus Verilog
Beginner Tutorials
SystemVerilog Training
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
CSS
Examples
JavaScript
Examples
Java
Examples
HTML
Examples
GitHub Co-Pilot JavaScript
Example
Comparator
Verilog
Assembly Language
Examples
Implement SPI in
Verilog
GIMP
Examples
FPGA Design
Crystal Reports
Examples
MicroBlaze Verilog
Code
Clock Divider
Verilog
Convert Verilog
in Schematic Verilog
CSV File
Examples
Chip Design
Java Code
Examples
Boolean Formulas
Memory Module
MATLAB Code
Examples
Verilog
Programming
Verilog
Tutorial
Verilog
Basics
Verilog
Training
Using Verilog
Parameters
Verilog
PDF
AC701 Verilog Example
Projects
VHDL Coding
Icareus Verilog
Beginner Tutorials
SystemVerilog Training
Verilog
Design
Functions in
Verilog
Verilog
Include Module
Verilog
How to Use Reg
Verilog
Ethernet Example
FPGA
Verilog
What Is
Verilog
How to Debug Verilog Code
Verilog
Initialization
Verilog
Module Code
Fortran Example
Program
vs Code with System
Verilog
Icarus Verilog
Install
T Flip Flop
Verilog
Iverilog
Verilog
Simulator Download
Creating Module for Verilog System
UVM Training
Verilog
Language
Concat
Verilog
0:22
YouTube
Sly Fox electronics
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
🔀 Ready to master one of the most important building blocks in digital electronics? In this video, we design a 2-to-1 Multiplexer (MUX) from scratch using Verilog HDL in Xilinx Vivado. You'll first learn how the multiplexer works at the circuit level, then implement it using behavioral Verilog, create a testbench, and finally verify the ...
185 views
1 week ago
Watch full video
Verilog Basics
1:03
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
YouTube
Cadence Design Systems
1.9K views
3 months ago
2:41
conditional statements in verilog | if else & case
YouTube
Chip Logic Studio
183 views
6 months ago
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
YouTube
Chip Logic Studio
693 views
4 months ago
Top videos
1:13
Resistor Modeling in Verilog-A #verilog #vlsi
YouTube
Cadence Design Systems
2 views
2 weeks ago
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
YouTube
Sly Fox electronics
75 views
1 month ago
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
YouTube
Sly Fox electronics
635 views
5 months ago
Verilog Examples
2:55
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
YouTube
Chip Logic Studio
116 views
4 months ago
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
YouTube
Cadence Design Systems
1.1K views
3 months ago
1:03
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
YouTube
Cadence Design Systems
276 views
3 weeks ago
1:13
Resistor Modeling in Verilog-A #verilog #vlsi
2 views
2 weeks ago
YouTube
Cadence Design Systems
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
75 views
1 month ago
YouTube
Sly Fox electronics
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
635 views
5 months ago
YouTube
Sly Fox electronics
1:03
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1.9K views
3 months ago
YouTube
Cadence Design Systems
2:41
conditional statements in verilog | if else & case
183 views
6 months ago
YouTube
Chip Logic Studio
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
693 views
4 months ago
YouTube
Chip Logic Studio
2:55
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
116 views
4 months ago
YouTube
Chip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views
3 months ago
YouTube
Cadence Design Systems
1:03
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
276 views
3 weeks ago
YouTube
Cadence Design Systems
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views
4 months ago
YouTube
Chip Logic Studio
1:07
Digital Versus Analog: Inverter Modeling, Unpacked #vlsi #coding #asicdesign
635 views
1 month ago
YouTube
Cadence Design Systems
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
106.9K views
11 months ago
TikTok
thayquyethuongnghiep
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
65.2K views
Apr 25, 2025
TikTok
ongbobitcoin
0:15
FPGA para aplicaciones espaciales
18.2K views
Jun 29, 2025
TikTok
capsula.electronica
0:49
You NEED a complete and up to date LinkedIn profile in 2026. LinkedIn is essentially a search engine for recruiters—if your profile doesn’t have the right keywords, you won’t be found or considered for interviews. To fix this, you need to: 🔑 Target Keywords: Add technical skills like (ex. Python, Verilog, or UVM) to your headline, about section, and experience. 🖼️ Build a Portfolio: Don’t just list skills—post photos of your hardware builds or screen recordings of your code. 📄 Pin Your Resume
4K views
7 months ago
TikTok
engcalebj28
0:10
Stratosky FPGA - Rumbo a México
3.3K views
6 months ago
TikTok
capsula.electronica
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K views
Nov 12, 2024
TikTok
capsula.electronica
0:30
Servomotor con FPGA NANO 1k: Proyecto Mecatrónico
6.2K views
Jul 23, 2025
TikTok
fpgaedudesign
0:24
Manejo de la pantalla OLED en lenguaje C usando FPGA en el modo micro #fpga #vhdl #systemverilog #FPGA #verilog
1.3K views
9 months ago
TikTok
capsula.electronica
See more
More like this
Feedback